Abstract-In this paper, an on-chip dual-band rectangular slot antenna is proposed and demonstrated for a new generation of high data rate, battery free, yet active millimeter-wave identification (MMID) system, which is fully integrated on a single-CMOS die. It, therefore, does not require any external components (padless) nor the traditional packaging. The singleantenna solution proposed in this paper addresses the overall system compactness, the cost, and the underlying technical challenges related to multifrequency reader-tag MMID system, such as the alignment between the reader's and tag's antennas (accurate line-of-sight, especially in a short-range communication system). The targeted 24/40-GHz compact antenna is a hybrid structure of a dielectric resonator antenna (DRA) and a coplanar waveguide-fed rectangular slot antenna in order to facilitate interconnections with other integrated circuit blocks. Design analyses of the antenna are presented. Dual dielectric resonator is optimized to enhance the antenna radiation efficiency as well as the gain over the two bands. Using a 65-nm-bulk CMOS process, a chip was fabricated and tested. The prototyped antenna exhibits a measured gain of −1 dBi at 24 GHz with a bandwidth of 19%, 0 dBi at 40 GHz with a bandwidth of 20%, and a radiation efficiency of 41% and 31%, at 24 and 40 GHz, respectively. The antenna occupies a compact size of 2.5 × 2.5 × 2.5 mm 3 with DRA.
Internet of Things technologies, and other systems which are being developed worldwide [1] , [2] . The MMID technology is emerging as a promising and future sensing technology that offers secured high-speed data communication, pinpoint sensing through steerable narrow-beam antennas, smaller tag size (over the mm-wave bands as the wavelength is comparable with IC dimensions), etc. [3] .
In recent years, few works on the MMID technology have been published [4] [5] [6] [7] [8] . In [8] , a 10 × 10 mm 2 single-chip, battery-free, yet active MMID tag has been presented. The tag has experimentally demonstrated a bit rate of 500 kb/s and 10 Mb/s for downlink and uplink communication, respectively. However, three antennas were required to accomplish the desired tasks in the design: energy harvesting at 24 GHz, as well as data transmission and data reception, both at 40 GHz. Those off-chip antennas negatively impact the tag's sensitivity because of the packaging parasitics and transmission losses associated with the chip-to-package interconnections. This is generally less severe at lower frequencies than in the mm-W band. Therefore, integrating antennas on the same bulk silicon substrate with other MMID tag's circuit blocks, as conceptually proposed and illustrated in Fig. 1 , enables a new generation of high data-rate, fully integrated, and pad-less MMID tag without any external components nor packaging. To the best of our knowledge, such an MMID tag has not been reported yet. Fig. 2 compares the antenna-in-package (AiP)-based MMID system presented in [8] , with the proposed antenna-onchip (AoC)-based system Fig. 2(b) ]. In [8] , a 10 × 10 mm 2 tag makes use of three different antennas with different polarizations [as illustrated in Fig. 2(a) ], to wirelessly collect its energy, receive data from the reader, and transmit its data to the reader, within a communication range of about 3 cm. The reader size is mainly dominated by three used horn antennas. Two horn antennas with a gain of 20 dBi and an aperture of 14 × 17 mm 2 are used for both data transmission and reception at 40 GHz, and one horn antenna of 23-dBi gain and 14 × 17 mm 2 aperture is used for power transmission at 24 GHz, totally occupying an area of about 5 × 5 cm 2 . The three horn antennas are put side by side, inclined in a nonbroadside way toward the tag. However, the proposed AoC-based MMID system as depicted in Fig. 2(b) describes the fact that a single antenna in the tag as well as in the reader, with their centers aligned, translates into a wave propagation with 0018-926X © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. energy more concentrated on the targeted area, hence yields a more efficient energy transfer (line-of-sight). In addition to eliminating losses associated with the physical connection between the tag and the off-chip antennas, the AoC solution enables a fully integrated MMID tag design that reduces the size and cost of the tag (which are the two obstacles to the evolution and the widespread adoption of an emerging technology). Fig. 2 (b) presents a possible link power budget for communication within a distance of about 2 cm between a reader and the proposed single-CMOS die tag. During the readerto-tag communication, the tag is illuminated by two tones, namely, a 24-GHz powering signal and a 40-GHz signal for data exchange. Assuming a 4-W effective isotropic radiated power from the reader (a conservative analysis case since radiated power could be much higher at 24 GHz), the RF power received at the input of the tag is at 4-9 dBm, for which the rectifier conversion efficiency presented in [9] is at its maximum. In these conditions, about 500 μW to 1.60 mW at 1 V is available at the output of the rectifier, i.e., a power level which is largely above the dc power required by the tag. As illustrated in Fig. 2(b) , for the tag to receive −40 dBm injection-locking power within 2 cm at 40 GHz [10] , it requires the reader to transmit almost −30 to −20 dBm, assuming 10-dBi for the reader's transmitter/receiver antenna gain. In the other direction (tag-to-reader), with −35 dBm power transmitted by the tag [10] , the reader receives almost −55 to −45 dBm, assuming the same reader antenna gain. The successful implementation of such an MMID system, therefore, would require a co-centric AoC with good radiation pattern and gain performance, e.g., ∼ −6 to −1 dBi at 24 GHz and almost 0 dBi at 40 GHz.
In this paper, an AoC dual-frequency rectangular slot antenna achieving the desired gain is proposed and demonstrated. The antenna is a coplanar waveguide CPW-fed structure, which simplifies the integration with other system blocks. The 24-GHz frequency goes to the integrated mm-wave/dc rectifier and supplies energy to the tag, whereas the 40-GHz frequency ensures a high bit rate data exchange between the tag and the reader. The antenna is loaded with a dielectric resonator (DR) to enhance the gain and therefore the overall system efficiency.
The antenna has successfully been implemented using a commercial standard 65-nm CMOS process, and the experimental results exhibit almost −1 dBi at 24 GHz and 0 dBi at 40 GHz, therefore supporting the feasibility of the single-chip MMID tag as proposed in this paper.
II. ANTENNA DESIGN CONSIDERATIONS Different dual-frequency CMOS based systems have widely been presented in the literature as in [11] and [12] . However, most of the existing works in the literature are not related to the associated multifrequency AoC.
Only a few dual-frequency CMOS antenna techniques are presented in the technical publications. A dual-band on-chip rectifying antenna at 35 and 94 GHz for wireless power transmission was proposed in [13] . The linear tapered slot antenna (LTSA) rectenna is designed in slotline (SL) and finite-width ground CPW (FGCPW) transmission lines using a 0.13-μm CMOS process. The presented antenna achieves a fractional bandwidth of 82% and 41%, and a gain of 7.4 and 6.5 dBi at 35 and 94 GHz, respectively, with a total length of 2.9 × 1 mm 2 (0.34 × 0.12 λ 2 0 , considering the lower frequency point). In fact, the used LTSA is not a dual-band antenna. Instead, it is a broadband antenna, just like the whole system comprising the FGCPW and SL transition. The presented rectenna was optimized for dual-band operation, using a bandpass filter added between the whole system and the rectifier.
In [14] , a dual-band mm-wave CPW-fed AoC was presented for a 24-GHz industrial scientific and medical band application and for 60-GHz wireless personal area network application. The bandwidth is about 0.75% for the lower band and about 1.67% for the second band. For the lower band, the gain is about −9 dBi and at the higher band, the maximum gain is about 1 dBi. The whole size is about 1.045 × 0.76 mm 2 (0.09 × 0.06 λ 2 0 considering the lower frequency). In that paper, only simulated results using 0.13-μm CMOS process are presented and the radiation patterns at two frequencies are not consistent. In [15] , a 24/60 GHz dual-band monopole meander-line planar CMOS antenna was reported, with a gain of −3 and −7 dBi at 24 and 60 GHz, respectively. In fact, the reported antenna does really present a dual-band operation since the antenna responds at the third harmonic. Furthermore, the beam direction at different frequencies is incoherent, exhibiting low-gain performance.
The selection of the antenna is defined principally by the feed available at the chip level proposed in [8] [9] [10] . The rectifier circuit proposed in [9] was differentially driven, whereas the transceiver proposed in [10] uses common mode ports. To achieve dual-band characteristics in the feed with CPW, there are many reported antenna techniques and configurations. In [16] , two orthogonal C-shaped monopoles are directly fed by CPW, providing a dual band 2.4/5.2GHz with spatial diversity. In [17] , two operating modes of the proposed antenna are associated with various lengths of two monopoles. The proposed antenna in [18] was constructed by dual concentric annular-ring slots fabricated on FR4 substrate, using a single CPW-fed or microstrip-fed configuration. In [19] , CPW can act as both a transmission line and a radiator at the same time. An extra independent frequency can be obtained without adding new components or increasing the design complexity. Two bands are necessary in our design to cover the desired tasks: energy harvesting at 24 GHz, data transmission and data reception both at 40 GHz.
The proposed antenna consists of two concentric rectangular-ring slots and the two operating frequencies are obtained by means of those multiple radiating rectangularring slots. The antenna is compact due to the use of the concentric ring slots, and the outer ring resonating at 24 GHz defines the overall size. To achieve the optimal efficiency at the level of the rectifier, a DR is added to the concentric dual-band rectangular slot antenna to realize the desired gain enhancement for the MMID chip. The design parameters, rules, and constraints will be detailed in the following section.
A. Slot Antenna
Although many antenna elements suitable for a CPW-fed configuration have been proposed, the slot antenna is one of the most attractive solutions. One of the main issues with CPW-fed slot antennas is to provide an easy impedance matching to the CPW line. For that reason, many slot Illustration of the proposed rectangular slot antenna on CMOS process.
antennas using different techniques were presented in the last decade (see [20] [21] [22] [23] ).
Different slot antennas using the CMOS technology have been reported. A novel design for a fully on-chip antenna operating at 140 GHz was proposed in [24] . In addition to a traditional microstrip feeding, the slot antenna is backed with an extremely thin cavity formed by two CMOS inner metal layers and vias in between. The simulated gain is around 2 dBi. The total area of this antenna is 1.2 × 0.6 mm (0.09 × 0.06 λ 2 0 at 140 GHz). In [25] , a 60-GHz slot AoC was designed on a CMOS substrate. To enhance the slot AoC performance, an off-chip artificial dielectric layer (ADL) which is known for its anisotropic properties was designed using UL2000 substrate. Gain and efficiency at 60 GHz are 3.6 dBi and 32.5%, respectively. A folded dipole slot antenna backed by artificial magnetic conductor (AMC) structure based on a standard 0.18-μm CMOS process was proposed in [26] at 140 GHz. An AMC constructed by a periodic 6 × 6 square patch array is adopted as the background to improve the gain of the proposed folded dipole slot to −2 dBi.
Rectangular slot-ring antennas are designed in our work, using CPW feed lines. The rules defined in [23] are used to design the slot ring. The resonant frequencies of both antennas are primarily determined by the mean perimeter of their respective rectangular-ring slots. The initial slot width is selected to be around λ r /10(λ r : wavelength) to avoid the appearance of a leaky-wave mode. Fig. 3 illustrates the proposed configuration for the on-chip slot antenna, which consists of a rectangular slot aperture with slot width S, length L a , and width L b , implemented on the top metal layer (M9) and above a silicon dioxide (SiO 2 ) dielectric, between the top most metal layer (M9) and bottom metal layer (M1). The SiO 2 dielectric is therefore only around 5.5 μm, given the spacing between M1 and M9 in a typical CMOS chip. The 300-μm-bulk silicon substrate has a low resistivity (13.5 -cm). The antenna is fed from the edge by a 50-CPW line (W cpw , S CPW ). The dimensions are selected to have a resonance frequency at
with c being the speed of light in free space, and ε eff the effective dielectric constant for a SL. To avoid a very low radiation efficiency, the bottom metal layer (M1) is generally not used as ground shielding between the insulator layers and the silicon substrate [27] . With the CPW structure, a large part of electromagnetic (EM) fields is directed in the air above the top metal layer. However, not using the bottom metal layer (M1) allows the antenna radiating more toward the low resistivity, high permittivity silicon substrate than if M1 were present, which translates into a severe degradation of gain and efficiency at mm-w frequencies [28] . Fig. 4 illustrates the first-and second-resonant mode equivalent electric field distributions of the rectangular-ring slot antenna, which were sketched according to the results simulated using Ansoft High Frequency Structure Simulator (HFSS). The half-guided-wavelength routes of the magnetic currents are denoted by the short-dashed lines drawn beside the magnetic current distributions. For the first resonant mode, the lower-side half-guided-wavelength route is slightly shorter than the upper-side one because of the shunt capacitance introduced by the feeding line.
As evidenced by the electric field distribution shown in Fig. 4(a) , the horizontal electric field distribution is asymmetrical. However, the vertical electric field distribution is symmetrical along the horizontal direction. As a result, the rectangular-ring slot antenna is linearly polarized. The E-and H-planes are defined in Fig. 4 . For the second resonant mode, there exist four half-wavelength routes for the magnetic currents, among which the one passing the feeding position has the shortest length. As shown by the electrical field distribution, it is identical in terms of orientation to that in the first mode.
To validate the design, S-parameters of the proposed antennas (24 and 40 GHz) were simulated using Ansoft HFSS, as shown in Fig. 5 . The bandwidths for a 10-dB reflection coefficient are 5.86 GHz (18.19%) for the 24-GHz band and 11.87 GHz (21.29%) around the corresponding harmonic frequency (48 GHz). However, a resonance around 57 GHz appears, corresponding to the resonance of the dipole-slot antenna with a CPW-fed structure and L a arm [as illustrated in Fig. 4(a) ]. The desired stopband for this first antenna clearly appears around 40 GHz. For the second antenna, designed at 40 GHz, the bandwidth for a 10-dB reflection coefficient is 7.56 GHz (21.29%). These results suggest that the proposed antenna has exceptional quality factors and selectivity. The antennas cover the desired bandwidths around the two frequencies. The selectivity for each one may be increased by reducing their respective slot width S (as depicted in Fig. 3) .
The 3-D radiation patterns of the proposed antennas are shown in Fig. 6 . For the 24-GHz antenna, the radiation in the E-plane (xz plane) is quasi-isotropic with a variation of 2 dB in the level (2 dB of cross-polarization level) achieving −8 dBi of gain. The 3-dB beamwidth over the H-plane (yz plane) is about 65°. For the 40-GHz antenna, the 3-dB beam widths are 360 (quasi-isotropic) and 60°in the E-plane (xz plane) and H-plane (yz plane). For the 40-GHz antenna, the crosspolarization level is about 20 dB with a gain of −5 dBi. The two frequencies share a very similar pattern with different gain (the same gain aperture efficiency) and they have the same polarization planes.
B. Dual-Frequency Co-Centered Slot Antenna
The geometries of the proposed CPW-fed dual-frequency rectangular-ring slot antennas are shown in Fig. 7 . The outer slot loop perimeter is used to fix the operating lower frequency and the inner one fixes the higher band.
By adjusting the widths of the slots and the length of the arm, at the first band (24 GHz) all the energy is radiated. At the higher band (40 GHz) the energy is directed to the inner loop of the proposed antenna. As demonstrated in Fig. 8 , the energy from the external port to a virtual port defined at the input of the inner rectangular slot is small at 24 GHz, whereas Fig. 8 indicates a coupling of 2 dB at 40 GHz. This demonstrates a good isolation of the 24-GHz antenna from a 40-GHz excitation at the external port, necessary for a dualband operation. (Losses at this frequency represent 80% of this value). It implies also that both antennas can be excited with a good impedance matching. Moreover, a small shift of both resonant frequencies (e.g., 21.5 GHz instead of 24 GHz, as indicated from Fig. 8 ) is justified by the interaction between the two slots. Fig. 9 shows a sketched representation of the electric field distribution for the CPW-fed dual-frequency rectangular-ring slot antenna, based on the HFSS simulation results. Using this EM simulator, design parameters for both antennas were optimized. Since each resonant point relates to one parameter exclusively, parameters for each rectangular slot are optimized at a time to place the two frequencies at the anticipated points to meet different requirements. In the last steps, adjusting the frequencies and matching the input impedance were achieved by the tuning of the width of the two slots.
To validate the design procedure, S-parameters of the proposed antenna were simulated with HFSS. The bandwidths for a 10-dB reflection coefficient are 6.3 GHz (15.42%) and 6.8 GHz (16.6%) for the 24-and 40-GHz antennas, respectively, as shown in Fig. 10 .
The radiation patterns of the proposed antenna are shown in Fig. 11 for the two frequencies. The gain, the 3-dB beam widths in the E-plane (xz plane) and H-plane (yz plane) are almost the same as in the case of the two separate antennas, with a small reduction in the case of the 24-GHz antenna. To obtain the proper resonance frequencies, the areas were reduced, while the perimeters were kept constant. The cross-polarization level is about 38 and 25 dB for the 24-and 40-GHz bands, respectively.
III. DRA LOADED, DUAL FREQUENCY, CO-CENTERED SLOT ANTENNA
The gain achieved by the dual-frequency antenna is not sufficient to cover the required MMID functionalities and ranges. A gain enhancement mechanism should be used to overcome this limit. Different off-chip gain enhancement methods combined with CMOS antennas have been proposed in the literature, for example, ADL in [25] and stacked DRs in [29] or lens as in [30] . These techniques are used for gain enhancement in the range of about 10 dB and also improve efficiency and bandwidth. The DR mechanism is selected due to its convenient fabrication and integration and also the availability of its related processing technique in our laboratory.
Several investigations have been reported on dielectric resonator antennas (DRAs) with dual-frequency operation using various methods [31] [32] [33] . Dual-band DRA using a parasitic C-slot fed by a microstrip line was proposed in [31] . Dualband and wideband features are achieved based on a modified Sierpinski gasket [32] , and in [33] DRA was placed on top of a slotted cavity to form a hybrid dual-band antenna. A slight degradation of the radiation pattern caused by higher modes was observed.
Our proposed technique combines a slot antenna and a DRA to effectively increase the gain without compromising miniaturization, nor efficiency. In our DR-slot hybrid antenna structure, the two radiating resonators (DRA and rectangular slot resonator) are tightly stacked together, offering more flexibility and direct compatiblity with different mounting surfaces.
As shown in Fig. 12 , a rectangular DRA of dimensions D x ×D y ×D h is placed on a large metallic (perfect electrical conductor) ground plane. The high relative permittivity material ε r = 9.6 is used. Mainly, this high permittivity substrate reduces the effect of the bulk silicon substrate on the gain. The coupling level can be adjusted through the positioning of the DRA above the slot antenna ring. The coupling behavior of the slot ring is similar to that of the coaxial probe, but the rectangular slot antenna structure offers the advantage of being nonobtrusive [34] . The dielectric block is generally centered on the coupling slot, and the slot centered above the underpassing microstrip feed line as in [34] and [35] . In [36] , a slotcoupled rectangular DRA design was presented, wherein the DR has a square base, but it is markedly offset with respect to the coupling slot. The dual-band rectangular slot used allows a coupling of the field to the DRA mode in a noncentered configuration (offset in x-direction).
A rectangular DR is selected since the three independent dimensions offer more flexibilities. D y is selected to cover the width of the ring (> L a ). A parametric study for the two other parameters was carried out to optimize the antenna in order to achieve desired reflection coefficients, radiation patterns, and gains of the dual-band antenna. As shown in Fig. 13(a) , the peak of the gain for the 24-GHz band is achieved with a thickness D h = 2.5 mm. For the 40-GHz band, the gain peak is achieved with D h around 1. In both cases, the probe is exciting the TE 111 fundamental mode of the rectangular DRA. At D h = 2.75 mm, the 40-GHz antenna shows another gain maximum. The effect of parameter D x on the gain is plotted in Fig. 13(b) . For the 24-GHz band, the gain reaches the maximum at D x = 2.75 mm and for the 40-GHz band at D x= 2.2 mm. As per the system-level analysis provided in the Introduction section, a 0-dBi gain is required at 40 GHz, while there is a more flexibility at 24 GHz, (i.e., from −6 to −1 dBi). From Fig. 14 , it is observed that the DRA mode appears at the two bands when D h = 2.6 mm and the 10-dB bandwidth increases with D x between 2.5 and 3 mm. Outside this region, the DR does not affect the frequency significantly and the slot mode is preponderant. The DR thickness is selected to be 120 mil (3 mm) due to the availability of ceramic substrates, and the gray zone in Figs. 13(b) and 14(b) defines a possible tradeoff to achieve the two constraints of gain and bandwidth.
The inner electric field distributions for the two resonant frequencies are illustrated in Fig. 15 . The TE111-like mode of the full-size DR is excited at the lower frequency of 24 GHz. Fig. 15(b) shows that a TE121-like mode, which operates at a frequency close to the upper band at 40 GHz, and is attributed to the full-size DR physical and electrical characteristics.
The radiation patterns of the proposed antenna are shown in Fig. 16 . Clearly, the proposed antenna transfers from omnidirectional radiation to unidirectional radiation. As these results also show, with the addition of the DRA, the peak gain increases from −8 to 0 dBi in the 24-GHz band, and to 1 dBi in the 40-GHz band. The front-to-back ratio is about 10 and 18 dB, respectively, and the cross polarization at 50 dB.
IV. ANTENNA MEASUREMENTS
The antenna prototype was fabricated using a standard 65-nm-bulk CMOS process and tested to validate the antenna properties. The antenna has an area of 2 × 1 mm 2 including the bond pads. Unlike other proposed on-chip antennas where measurements are generally carried out on-wafer, Fig. 17(a) shows our measurement setup, intended for measurements with a complete test assembly. The on-chip antenna under test is mounted on a printed circuit board (PCB) to allow characterizing the antenna using a network analyzer in our anechoic chamber. A K-connector interfaces with a 50-microstrip line which is connected to the antenna through a bonding wire. The combination of the K-connector, the microstrip line, and the bonding wire has been accurately modeled through an EM simulation (HFSS) to make sure that their impact on the antenna performances is negligible. Accurate and simple bonding wire models have extensively been studied and reported up to 100 GHz [37] and [38] , and previous works have demonstrated antennas connected through bonding wires performing quite well at 60 GHz [39] , [40] . In [40] , for example, a CPW and a bonding wire are used (even preferable) between the antenna and the probes in order to avoid the impact of probe tips on the antenna at 67 GHz. The bonding wires have been realized in our Poly-Grames Research Center which has presented an excellent track record even up to 60 GHz [41] , [8] .
The DR is manually mounted on the chip using nonconductive epoxy glue, with a careful alignment thanks to reference marks on the PCB. The PCB and the on-chip antenna are supported by a metallic base and, to minimize the effect of this metallic base, the antenna is mounted at 7 mm away from it. Fig. 17(b) and (c) shows the microphotograph of the fabricated antenna with and without DR, respectively. The resonator has dimensions 2.5 × 2.5 × 2.5 mm 3 on a square metallic ground plane of dimensions 5 mm × 5 mm. Underneath the ground plane is a thin dielectric substrate of relative permittivity ε r = 2.9 and thickness d = 0.5 mm.
Simulated and measured loss values of the proposed antenna are plotted versus frequency in Fig. 18 . The simulated results take into consideration only the on-chip antenna, as opposed to the measured results which include the on-chip antenna, bonding wires, microstrip line (the PCB process), and the K-connector as well. It is observed that the antenna resonates at two distinct frequencies, 24 and 40 GHz with bandwidths of 23% (20.5-25.5 GHz) and 17% (38-45 GHz), respectively. Small shifts are observed at 24 GHz (down) and at 40 GHz (up). Note that the K-connector used is intended for measurements up to 40 GHz, whereas our measurements extend to beyond 45 GHz. The resonances appeared at different frequencies in the measurements are due principally to bonding wire and the whole experimental setup.
The radiation patterns of the proposed antenna are shown in Fig. 19 . Simulated and measured radiating results are quite similar, and show that the antenna radiation patterns are successfully converted from omnidirectional-like radiation to unidirectional radiation, as explained in the preceding section. For the 24-GHz resonance, the 3-dB beam widths are 120°a nd 65°in the E-plane (xz plane) and H-plane (yz plane) measurements and 90°and 50°in the measured counterparts. For the 40-GHz resonance, the simulated 3-dB beamwidth are 90°and 80°in the E-plane (yz plane) and H-plane (xz plane), respectively (74 and 80 in the measurement). The measured radiation patterns are not as symmetric as the simulated ones, with a small shift in the 0°direction especially for the 24-GHz frequency. The measured peak gain is about −1 dBi for the 24-GHz band, and in the 40-GHz band, the antenna peak gain is about 0 dBi. Besides, front-to-back ratio at 24 GHz is enhanced from 10.4 to 17.5 dB as shown in the simulation. Our anechoic chamber facility covers from −90°to 90°.
V. CONCLUSION
In this paper, an on-chip dual-frequency rectangular slot antenna, suitable for a self-powered, single-chip, active MMID tag has been proposed and demonstrated. The antenna was implemented using a 65-nm-standard CMOS technology. In addition to a thoughtful design, analysis, and optimization, the DRA sizing and the location of the feeding point are identified as key factors that enhance the radiation efficiency and the gain in both frequency bands of interest. The proposed on-chip antenna achieves a measured gain of −1 dBi at 24 GHz with a bandwidth of 19%, 0 dBi at 40 GHz with a bandwidth of 20%, and a radiation efficiency of 41% and 31%, at 24 and 40 GHz, respectively. This supports and contributes to demonstrating the feasibility of a single-CMOS die MMID tag solution proposed in this paper (Fig. 1 ). He has authored or co-authored over 1100 referred papers and a number of books/book chapters. He has filed more than 40 patents. His current research interests include substrate integrated circuits, antenna arrays, field theory and joint field/circuit modeling, ultrafast interconnects, wireless power transmission and harvesting, megahertz-through-terahertz transceivers and sensors for wireless systems and biomedical applications, and the modeling and design of microwave and terahertz photonic circuits and systems.
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